Attributes

Copyright (c) 2025 - 2011 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".
Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using OpenOffice and Octave.

Attributes

Attributes (1)

```
A VHDL attribute is a predefined or user-defined property that provides extra information about a type or object, such as array lengths (A'LENGTH) or type ranges (S'Range).
```

```
Attributes are applied using an apostrophe (e.g., signal_name'attribute) and
```

```
are categorized as returning
a value (like A'LENGTH)
a signal (like A'Delayed),
```

```
and can be used for simulation, synthesis, or reporting purposes.
```

Google AI Overview: VHDL attribute

Attributes (2)

Types of VHDL Attributes

Predefined Attributes:

These are built into the VHDL language and include information about types, signals, and other entities.

Type Attributes:

A'Length (length of an array),

S'Range (range of a signal),

S'Ascending (if a type has an ascending range).

Signal Attributes:

'Last value (returns the last value of a signal),

'Stable (returns true if a signal hasn't changed),

'Quiet' (returns true if a signal has no transactions).

Google AI Overview: VHDL attribute

Attributes (3)

Synthesis Attributes:

Special directives for synthesis tools, often used to control how the hardware is implemented.

'Keep' (Directs the synthesis tool to keep a specific wire or logic).

User-Defined Attributes:

These are attributes you create and assign to specific objects in your design to add custom information.

Attributes (4)

How to Use Attributes

Syntax:

You use an apostrophe to apply an attribute to an object.

Example: variable name'attribute name.

Applications:

Simulation: Attributes like s'Driving can be used within processes to understand when a process is actively driving a signal.

Synthesis: Synthesis attributes guide the hardware synthesis process, ensuring certain logic is preserved.

Reporting: Attributes such as 'Instance_name provide detailed paths for reports and assertions.

Google AI Overview: VHDL attribute

'Image Attribute

the 'IMAGE attribute, when applied to a type or object of a discrete type (like INTEGER), returns a <u>STRING representation</u> of its <u>value</u>.

This is particularly useful for displaying numerical values in a human-readable format during simulation or for generating output messages.

Type_Name'IMAGE(Expression)

Object_Name'IMAGE

Type_Name is the name of a discrete type (e.g., INTEGER, NATURAL, POSITIVE). Object_Name is the name of a signal, variable, or constant of a discrete type. Expression is an expression that <u>evaluates</u> to a <u>value</u> of the specified discrete type.

'Image Attribute

```
-- Declare a variable
variable my_integer_var : integer := 42;
-- Use 'IMAGE with a variable
report "The value is: " & integer'image(my_integer_var);
-- Use 'IMAGE with a literal
report "Another value: " & integer'image(100);
-- Use 'IMAGE with an expression
report "Result of calculation: " & integer'image(5 * 8);
```

'Image Attribute

The 'IMAGE attribute <u>converts</u> the <u>numerical value</u> into its <u>decimal string representation</u>.

For example, integer'image(42) would return the string "42".

This allows for easy integration of numerical data into REPORT statements, ASSERT statements, or when writing to files during simulation.

Note: The 'IMAGE attribute is primarily used for simulation and verification purposes.

It is generally not synthesizable, meaning it cannot be directly implemented in hardware.

For hardware implementations, numerical values are typically represented in binary, and conversion to string form is handled in simulation or external tools.

Qualified Expression

Qualified expression (1)

a qualified expression <u>explicitly</u> <u>specifies</u> the <u>type</u> of an <u>expression</u>,

This is achieved by preceding the expression or aggregate with the desired type name followed by an apostrophe.

TypeName'(Expression_or_Aggregate)

Where TypeName is the desired type and Expression_or_Aggregate is the expression or aggregate whose type is being explicitly stated.

Qualified expression (2)

particularly when the <u>type</u> might otherwise be <u>ambiguous</u> or when an <u>aggregate</u> needs a <u>specific type</u> context.

When to use qualified expressions:

- Aggregates:
- Overloaded Subprograms:
- Clarity and Readability:

Qualified expression (2)

Qualified Expression in Aggregates:

When creating an <u>aggregate</u> (e.g., an <u>array</u> or <u>record aggregate</u>), the <u>type</u> of the aggregate might <u>not</u> be immediately <u>clear</u> from the context, especially if there are <u>multiple types</u> that could potentially match the elements.

A qualified expression resolves this ambiguity.

string vs. std ulogic vector

```
type T_2 is std_ulogic_vector(1 downto 0);
signal A, B : std_ulogic;
-- ...
-- Qualified expression used
- for the aggregate (A & B)
case T_2'(A & B) is
   when "00" => -- ...
   when others => -- ...
end case;
```

Qualified expression (3)

Qualified Expression in Overloaded Subprograms:

When calling an <u>overloaded function</u> or <u>procedure</u> (where multiple subprograms share the <u>same name</u> but have <u>different parameter types</u>), a qualified expression can be used to explicitly specify the type of an argument, ensuring the correct version of the subprogram is called.

```
function PARITY ( X : bit_vector ) return bit;
function PARITY ( X : std_logic_vector ) return std_logic;
-- ...
P_BIT <= PARITY(bit_vector'("00100"));
-- Qualifies the argument for the bit_vector version
```

Qualified expression (4)

Qualified Expression in Allocators: Qualified expressions can be used with allocators to define the initial value of a newly created object.

```
new T_rec'(field1 => value1, field2 => value2);
-- Qualifies the record aggregate
```

Clarity and Readability:

Even when not strictly required by the compiler, qualified expressions can improve code readability by making the intended type of an expression explicit.

Qualified expression string'("hello") (1)

The most common scenario for using string'("hello") is when calling <u>overloaded</u> <u>subprograms</u>, such as the <u>WRITE</u> procedure in the TEXTIO package.

The WRITE procedure is overloaded to accept both STRING and BIT_VECTOR types.

Without the qualified expression, a literal like "hello" could be ambiguous to the compiler, as it could potentially be interpreted as either a string or a bit vector.

By using string'("hello"), you <u>explicitly</u> tell the compiler to treat "hello" as a <u>STRING</u>, resolving the ambiguity.

Qualified expression string'("hello") (2)

string'("hello") is a qualified expression used to explicitly specify the type of a literal.

This is particularly useful in situations where a literal could be interpreted as multiple types, leading to ambiguity for the compiler.

```
string: specifies the target type,
indicating that the literal should be treated
as a VHDL STRING.
'(tick or apostrophe) is the attribute separator,
indicating that the following parenthesized expression
is an attribute or a qualified expression.
("hello") is the literal value,
enclosed in double quotes
to denote a string literal in VHDL.
```

Data Category

Value Kind

Function Kind

Signal Kind

Type Kind

Range Kind

Value Kind Attributes

Value type atributes 'LEFT

'RIGHT

'HIGH

'LOW

Value array attributes 'LENGTH

Value block attributes 'STRUCTURE

'BEHAVIOR

Function Kind Attributes

Function type atributes 'POS(value)

'VAL(value)

'SUCC(value)

'PRED(value)

'LEFTOF(value)

'LENGTH(value)

Function array attributes array'LEFT(n)

array'RIGHT(n)

array'HIGH(n)

array'LOW(n)

Function signal attributes S'EVENT

S'ACTIVE

S'LAST_EVENT

S'LAST_ACTIVE

Signal Kind Attributes

s'DELAYED[(time)] s'STABLE[(time)] s'QUIET[(time)] s'TRANSACTION

Type Kind Attributes

t'BASE

Range Kind Attributes

a'RANGE[(n)] a'REVERSE_RANGE[(n)]

References

- [1] http://en.wikipedia.org/
- [2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
- [7] VHDL Tutorial VHDL onlinewww.vhdl-online.de/tutorial/